

Antonio Carlos Schneider Beck Fl.  
Luigi Carro

# Dynamic Reconfigurable Architectures and Transparent Optimization Techniques

Automatic Acceleration of Software Execution



Springer

# Dynamic Reconfigurable Architectures and Transparent Optimization Techniques

Antonio Carlos Schneider Beck Fl. • Luigi Carro

# Dynamic Reconfigurable Architectures and Transparent Optimization Techniques

Automatic Acceleration  
of Software Execution



Springer

Prof. Antonio Carlos Schneider Beck Fl.  
Instituto de Informática  
Universidade Federal do Rio Grande  
do Sul (UFRGS)  
Caixa Postal 15064  
Campus do Vale, Bloco IV  
Porto Alegre  
Brazil  
[caco@inf.ufrgs.br](mailto:caco@inf.ufrgs.br)

Prof. Luigi Carro  
Instituto de Informática  
Universidade Federal do Rio Grande  
do Sul (UFRGS)  
Caixa Postal 15064  
Campus do Vale, Bloco IV  
Porto Alegre  
Brazil  
[carro@inf.ufrgs.br](mailto:carro@inf.ufrgs.br)

ISBN 978-90-481-3912-5  
DOI 10.1007/978-90-481-3913-2  
Springer Dordrecht Heidelberg London New York

e-ISBN 978-90-481-3913-2

Library of Congress Control Number: 2010921831

© Springer Science+Business Media B.V. 2010

No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permission from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work.

Printed on acid-free paper

Springer is part of Springer Science+Business Media ([www.springer.com](http://www.springer.com))

*To Sabrina,  
for her understanding and support  
To Antônio and Léia,  
for the continuous encouragement*

*To Ulisses, may his journey be full of joy  
To Érika, for all our moments  
To Cesare, Esther and Beti, for being there*

# Preface

As Moore's law is losing steam, one already sees the phenomenon of clock frequency reduction caused by the excessive power dissipation in general purpose processors. At the same time, embedded systems are getting more heterogeneous, characterized by a high diversity of computational models coexisting in a single device. Therefore, as innovative technologies that will completely or partially replace silicon are arising, new architectural alternatives are necessary.

Although reconfigurable computing has already shown to be a potential solution when it comes to accelerate specific code with a small power budget, significant speedups are achieved just in very dedicated dataflow oriented software, failing to capture the reality of nowadays complex heterogeneous systems. Moreover, one important characteristic of any new architecture is that it should be able to execute legacy code, since there has already been a large amount of investment into writing software for different applications. The wide spread usage of reconfigurable devices is still withheld by the need of special tools and compilers, which clearly preclude reuse of legacy code and its portability.

The authors have written this book with the aforementioned limitations in mind. Therefore, this book, which is divided in seven chapters, starts presenting the main challenges computer architectures are facing these days. Then, a detailed study on the usage of reconfigurable systems, their main principles, characteristics, potential and classifications is done. A separate chapter is dedicated to present several case studies, with a critical analysis on their main advantages and drawbacks, and the benchmarks used for their evaluation. This analysis will demonstrate that such architectures need to attack a diverse range of applications with very different behaviors, besides supporting code compatibility, that is, the need for no modification in the source or binary codes. This proves that more must be done to bring reconfigurable computing to be used as main stream computing: dynamic optimization techniques. Therefore, binary Translation and different types of reuse, with several examples, are evaluated. Finally, works that combine both reconfigurable systems and dynamic techniques are discussed, and a quantitative analysis of one of these examples is presented. The book ends with some directions that could inspire new fields of research.

The main purpose of this book is to introduce reconfigurable systems and dynamic optimization techniques to the readers, using several examples, so it can be a source of reference whenever the reader needs. The authors hope you enjoy it, as they have enjoyed making the research that resulted in this book.

Porto Alegre

*Antonio Carlos Schneider Beck Fl.*  
*Luigi Carro*

# Acknowledgements

The authors would like to express their gratitude to the friends and colleagues at Instituto de Informatica of Universidade Federal do Rio Grande do Sul, and to give a special thanks to all the people in the Embedded Systems laboratory, who during several moments contributed for this research for many years.

The authors would also like to thank the Brazilian research support agencies, CAPES and CNPq.



# Contents

<b>1</b>	<b>Introduction</b>	1
1.1	Challenges	1
1.2	Main Motivations	4
1.2.1	Overcoming Some Limits of the Parallelism	4
1.2.2	Taking Advantage of Combinational and Reconfigurable Logic	6
1.2.3	Software Compatibility and Reuse of Existent Binary Code	7
1.2.4	Increasing Yield and Reducing Manufacture Costs	8
1.3	This Book	10
	References	10
<b>2</b>	<b>Reconfigurable Systems</b>	13
2.1	Introduction	13
2.2	Basic Principles	15
2.2.1	Reconfiguration Steps	15
2.3	Underlying Execution Mechanism	17
2.4	Advantages of Using Reconfigurable Logic	20
2.4.1	Application	22
2.4.2	An Instruction Merging Example	22
2.5	Reconfigurable Logic Classification	24
2.5.1	Code Analysis and Transformation	24
2.5.2	RU Coupling	25
2.5.3	Granularity	27
2.5.4	Instruction Types	29
2.5.5	Reconfigurability	30
2.6	Directions	30
2.6.1	Heterogeneous Behavior of the Applications	31
2.6.2	Potential for Using Fine Grained Reconfigurable Arrays	34
2.6.3	Coarse Grain Reconfigurable Architectures	38
2.6.4	Comparing Both Granularities	41
	References	43

<b>3</b>	<b>Deployment of Reconfigurable Systems</b>	45
3.1	Introduction	45
3.2	Examples of Reconfigurable Architectures	46
3.2.1	Chimaera	46
3.2.2	GARP	49
3.2.3	REMARC	52
3.2.4	Rapid	55
3.2.5	Piperench (1999)	57
3.2.6	Molen	61
3.2.7	Morphosys	63
3.2.8	ADRES	66
3.2.9	Concise	68
3.2.10	PACT-XPP	69
3.2.11	RAW	73
3.2.12	Onechip	75
3.2.13	Chess	76
3.2.14	PRISM I	78
3.2.15	PRISM II	78
3.2.16	Nano	80
3.3	Recent Dataflow Architectures	81
3.4	Summary and Comparative Tables	83
3.4.1	Other Reconfigurable Architectures	83
3.4.2	Benchmarks	84
	References	89
<b>4</b>	<b>Dynamic Optimization Techniques</b>	95
4.1	Introduction	95
4.2	Binary Translation	95
4.2.1	Main Motivations	95
4.2.2	Basic Concepts	97
4.2.3	Challenges	99
4.2.4	Examples	100
4.3	Reuse	109
4.3.1	Instruction Reuse	109
4.3.2	Value Prediction	110
4.3.3	Block Reuse	111
4.3.4	Trace Reuse	112
4.3.5	Dynamic Trace Memoization and RST	114
	References	115
<b>5</b>	<b>Dynamic Detection and Reconfiguration</b>	119
5.1	Warp Processing	119
5.1.1	The Reconfigurable Array	120
5.1.2	How Translation Works	121
5.1.3	Evaluation	123

- 5.2 Configurable Compute Array . . . . . 124
  - 5.2.1 The Reconfigurable Array . . . . . 124
  - 5.2.2 Instruction Translator . . . . . 125
  - 5.2.3 Evaluation . . . . . 128
- 5.3 Drawbacks . . . . . 128
- References . . . . . 129
  
- 6 The DIM Reconfigurable System . . . . . 131**
  - 6.1 Introduction . . . . . 131
    - 6.1.1 General System Overview . . . . . 133
  - 6.2 The Reconfigurable Array in Details . . . . . 134
  - 6.3 Translation, Reconfiguration and Execution . . . . . 135
  - 6.4 The BT Algorithm in Details . . . . . 138
    - 6.4.1 Data Structure . . . . . 138
    - 6.4.2 How It Works . . . . . 139
    - 6.4.3 Additional Extensions . . . . . 140
    - 6.4.4 Handling False Dependencies . . . . . 142
    - 6.4.5 Speculative Execution . . . . . 143
  - 6.5 Case Studies . . . . . 145
    - 6.5.1 Coupling the Array to a Superscalar Processor . . . . . 145
    - 6.5.2 Coupling the Array to the MIPS R3000 Processor . . . . . 149
    - 6.5.3 Final Considerations . . . . . 154
  - 6.6 DIM in Stack Machines . . . . . 155
  - 6.7 On-Going and Future Works . . . . . 156
    - 6.7.1 First Studies on the Ideal Shape of the Reconfigurable  
Array . . . . . 156
    - 6.7.2 Sleep Transistors . . . . . 158
    - 6.7.3 Speculation of Variable Length . . . . . 159
    - 6.7.4 DSP, SIMD and Other Extensions . . . . . 159
    - 6.7.5 Design Space to Be Explored . . . . . 159
  - References . . . . . 159
  
- 7 Conclusions and Future Trends . . . . . 163**
  - 7.1 Introduction . . . . . 163
  - 7.2 Decreasing the Routing Area of Reconfigurable Systems . . . . . 163
  - 7.3 Measuring the Impact of the OS in Reconfigurable Systems . . . . . 165
  - 7.4 Reconfigurable Systems to Increase the Yield . . . . . 166
  - 7.5 Study of the Area Overhead with Technology Scaling and Future  
Technologies . . . . . 167
  - 7.6 Scheduling Targeting to Low-power . . . . . 168
  - 7.7 Granularity—Comparisons . . . . . 168
  - 7.8 Reconfigurable Systems Attacking Different Levels of Instruction  
Granularity . . . . . 168
    - 7.8.1 Multithreading . . . . . 168
    - 7.8.2 CMP . . . . . 170

7.9 Final Considerations . . . . . 172  
References . . . . . 172  
**Index** . . . . . 175

# Acronyms

ADPCM	Adaptive Differential Pulse-Code Modulation
ALU	Arithmetic Logic Unit
AMIL	Average Merged Instructions Length
ASIC	Application-Specific Integrated Circuit
ASIP	Application-Specific Instruction Set Processor
ATR	Automatic Target Recognition
BB	Basic Block
BHB	Block History Buffer
BT	Binary Translator
CAD	Computer-Aided Design
CAM	Content Addressable Memory
CCA	Configurable Compute Accelerator
CCU	Custom Computing Unit
CDFG	Control Data Flow Graph
CISC	Complex Instruction Set Computer
CLB	Configurable Logic Block
CM	Configuration Manager
CMOS	Complementary MetalOxide Semiconductor
CMS	Code Morphing Software
CPII	Cycles Per Issue Interval
CPLD	Complex Programmable Logic Device
CRC	Cyclic Redundancy Check
DADG	Data Address Generator
DAISY	Dynamically Architected Instruction Set from Yorktown
DCT	Discrete Cosine Transformation
DES	Data Encryption Standard
DFG	Data Flow Graph
DIM	Dynamic Instruction Merging
DLL	Dynamic-Link Library
DSP	Digital Signal Processing
DTM	Dynamic Trace Memoization

FFT	Fast Fourier Transform
FIFO	First In, First Out
FIR	Finite Impulse Response
FO4	Fanout-Of-Four
FPGA	Field-Programmable Gate Array
FU	Functional Unit
GCC	GNU Compiler Collection
GPP	General Purpose Processor
GSM	Global System for Mobile Communications
HDL	Hardware Description Language
I/O	Input-Output
IC	Integrated Circuit
IDCT	Inverse Discrete Cosine Transform
IDEA	International Data Encryption Algorithm
ILP	Instruction Level Parallelism
IPC	Instructions Per Cycle
IPII	Instructions Per Issue Interval
IR	Instruction Reuse
ISA	Instruction Set Architecture
ITRS	International Technology Roadmap for Semiconductors
JIT	Just-In-Time
JPEG	Joint Photographic Experts Group
LRU	Least Recently Used
LUT	Lookup Table
LVP	Load Value Prediction
MAC	multiplier-accumulator
MAC	Multiply Accumulate
MC	Motion Compensation
MIMD	Multiple Instruction, Multiple Data
MIN	Multistage Interconnection Network
MIR	Merged Instructions Rate
MMX	Multimedia Extensions
MP3	MPEG-1 Audio Layer 3
MPEG	Moving Picture Experts Group
NMI	Number of Merged Instructions
OFDM	Orthogonal frequency-division multiplexing
OPI	Operation per Instructions
OS	Operating System
PAC	Processing Array Cluster
PACT-XPP	eXtreme Processing Platform
PAE	Processing Array Elements
PC	Program Counter
PCM	Pulse-Code Modulation
PDA	Personal Digital Assistant
PE	Processing Element

PFU	Programmable Functional Units
PRISM	Processor Reconfiguration through Instruction Set Metamorphosis
RAM	Random Access Memory
RAW	Read After Write
RAW	Reconfigurable Architecture Workstation
RB	Reuse Buffer
RC	Reconfigurable Cell
REMARC	Reconfigurable Multimedia Array Coprocessor
RFU	Reconfigurable Functional Unit
RISC	Reduced Instruction Set Computer
RISP	Reconfigurable Instruction Set Processor
ROM	Read Only Memory
RRA	Reconfigurable Arithmetic Array
RST	Reuse through Speculation on Traces
RT	Register Transfer
RTM	Reuse Trace Memory
RU	Reconfigurable Unit
SAD	Sum of Absolute Difference
SCM	Supervising Configuration Manager
SDRAM	Synchronous Dynamic Random Access Memory
SIMD	Single Instruction, Multiple Data
SMT	Simultaneous multithreading
SoC	System-On-a-Chip
SSE	Streaming SIMD Extensions
VHDL	VHSIC Hardware Description Language
VLIW	Very Long Instruction Word
VMM	Virtual Machine Monitor
VP	Value prediction
VPT	Value Prediction Table
WAR	Write After Read
WAW	Write After Write
XREG	Exchange Registers